
2002 Microchip Technology Inc.
DS41120B-page 135
PIC16C717/770/771
13.1
Instruction Descriptions
ADDLW
Add Literal and W
Syntax:
[label] ADDLW
k
Operands:
0
≤ k ≤ 255
Operation:
(W) + k
→ (W)
Status Affected:
C, DC, Z
Description:
The contents of the W register
are added to the eight bit literal ’k’
and the result is placed in the W
register.
ADDWF
Add W and f
Syntax:
[label] ADDWF
f,d
Operands:
0
≤ f ≤ 127
d
∈ [0,1]
Operation:
(W) + (f)
→ (destination)
Status Affected:
C, DC, Z
Description:
Add the contents of the W register
with register ’f’. If ’d’ is 0, the result
is stored in the W register. If ’d’ is
1, the result is stored back in reg-
ister ’f’.
ANDLW
AND Literal with W
Syntax:
[label] ANDLW
k
Operands:
0
≤ k ≤ 255
Operation:
(W) .AND. (k)
→ (W)
Status Affected:
Z
Description:
The contents of W register are
AND’ed with the eight bit literal
'k'. The result is placed in the W
register.
ANDWF
AND W with f
Syntax:
[label] ANDWF
f,d
Operands:
0
≤ f ≤ 127
d
∈ [0,1]
Operation:
(W) .AND. (f)
→ (destination)
Status Affected:
Z
Description:
AND the W register with register
'f'. If 'd' is 0, the result is stored in
the W register. If 'd' is 1, the result
is stored back in register 'f'.
BCF
Bit Clear f
Syntax:
[label] BCF
f,b
Operands:
0
≤ f ≤ 127
0
≤ b ≤ 7
Operation:
0
→ (f<b>)
Status Affected:
None
Description:
Bit 'b' in register 'f' is cleared.
BSF
Bit Set f
Syntax:
[label] BSF
f,b
Operands:
0
≤ f ≤ 127
0
≤ b ≤ 7
Operation:
1
→ (f<b>)
Status Affected:
None
Description:
Bit 'b' in register 'f' is set.